ARM Cortex-A72

ARM Cortex-A72
Designed by	ARM Holdings
Microarchitecture	ARMv8-A
Cores	1–4 per cluster, multiple clusters^[1]
L1 cache	80 KiB (48 KiB I-cache with parity, 32 KiB D-cache with ECC) per core
L2 cache	512 KiB to 4 MiB
L3 cache	None

The ARM Cortex-A72 is a microarchitecture implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings. The Cortex-A72 is an out-of-order superscalar pipeline.^[1] It is available as SIP core to licensees, and its design makes it suitable for integration with other SIP cores (e.g. GPU, display controller, DSP, image processor, etc.) into one die constituting a system on a chip (SoC). The Cortex-A72 serves the successor of the Cortex-A57, designed to use 20% less power or offer 90% greater performance.^[2]^[3]

Overview

Pipelined processor with deeply out of order, speculative issue 3-way superscalar execution pipeline
DSP and NEON SIMD extensions are mandatory per core
VFPv4 Floating Point Unit onboard (per core)
Hardware virtualization support
Thumb-2 instruction set encoding reduces the size of 32-bit programs with little impact on performance.
TrustZone security extensions
Program Trace Macrocell and CoreSight Design Kit for unobtrusive tracing of instruction execution
32 KiB data (2-way set-associative) + 48 KiB instruction (3-way set-associative) L1 cache per core
Integrated low-latency level-2 (16-way set-associative) cache controller, 512 KB to 4 MB configurable size per cluster
48-entry fully associative L1 instruction translation lookaside buffer (TLB) with native support for 4 KiB, 64 KiB, and 1 MB page sizes
32-entry fully associative L1 data TLB with native support for 4 KiB, 64 KiB, and 1 MB page sizes
- 4-way set-associative of 1024-entry unified L2 TLB per core, supports hit-under-miss
Sophisticated branch prediction algorithm that significantly increases performance and reduces energy from misprediction and speculation
Early IC tag –3-way L1 cache at direct-mapped power*
Regionalized TLB and μBTB tagging
Small-offset branch-target optimizations
Suppression of superfluous branch predictor accesses

1 2 "Cortex-A72 Processor". ARM Holdings. Retrieved 2014-02-02.
↑ Frumusanu, Andrei (3 February 2015). "ARM Announces Cortex-A72, CCI-500, and Mali-T880". Anandtech. Retrieved 29 March 2017.
↑ Frumusanu, Andrei (23 April 2015). "ARM Reveals Cortex-A72 Architecture Details". Anandtech. Retrieved 29 March 2017.

Application ARM-based chips

Application
processors
(32-bit)

Cortex-A5	Actions ATM702x Amlogic M805/S805, T82x Atmel SAMA5D3 InfoTM iMAPx820, iMAPx15 Qualcomm Snapdragon S4 Play, 200 RDA RDA8810PL Telechips TCC892x
Cortex-A7	Allwinner A2x, A3x, A83T, H3, H8 Broadcom VideoCore BCM2836, BCM23550 Freescale QorIQ LS10xx Leadcore LC1813, LC1860/C, LC1913, LC1960 Marvell Armada PXA1920 MediaTek MT65xx Qualcomm Snapdragon 200, 400
Cortex-A8	Allwinner A1x Apple A4 Freescale i.MX5 Rockchip RK291x Samsung Exynos 3110(S5PC110), S5PV210 Texas Instruments OMAP 3 ZiiLABS ZMS-08
Cortex-A9	Actions ATM702x, ATM703x Altera Cyclone V, Arria V/10 Amlogic AML8726, MX, M6x, M801, M802/S802, S812, T86x Apple A5, A5X Broadcom VideoCore BCM21xxx, BCM28xxx Freescale i.MX6 HiSilicon K3V2, 910's InfoTM iMAPx912 Leadcore LC1810, LC1811 MediaTek MT65xx Nvidia Tegra, 2, 3, 4i Nufront NuSmart 2816M, NS115, NS115M Renesas EMMA EV2, R-Car H1, RZ/A Rockchip RK292x, RK30xx, RK31xx Samsung Exynos 4 421x, 441x ST-Ericsson NovaThor Telechips TCC8803 Texas Instruments OMAP 4 VIA WonderMedia WM88x0, 89x0 Xilinx Zynq-7000 ZiiLABS ZMS-20, ZMS-40
Cortex-A15	Allwinner A80 HiSilicon K3V3 MediaTek MT8135/V Nvidia Tegra 4, K1 Renesas R-Car H2 Samsung Exynos 5 52xx, 54xx Texas Instruments OMAP 5, DRA7xx, AM57xx
Cortex-A17	MediaTek MT6595, MT5595 Mstar 6A928 Rockchip RK3288
ARMv7-A compatible	Apple A6, A6X, S1 Broadcom Brahma-B15 Marvell P4J Qualcomm Snapdragon S1, S2, S3, S4 Plus, S4 Pro, 600, 800 (Scorpion, Krait)

Application
processors
(64-bit)

Cortex-A53	Actions GT7, S900, V700 Allwinner A64, H5, H64, R18 Altera Stratix 10 Amlogic S9 Family, T96x Broadcom BCM2837 EZchip TILE-Mx100 HiSilicon Kirin 620, 65x, 93x Marvell Armada PXA1928, Mobile PXA1908/PXA1936 MediaTek MT673x, MT675x, MT6795, MT873x, MT8752, MT8163 NXP ARM S32 Qualcomm Snapdragon 41x, 42x, 43x, 61x, 62x Rockchip RK3328, RK3368 Samsung Exynos 7 75xx, 78xx Spreadtrum SC9860/GV, SC9836 Xilinx ZynqMP
Cortex-A57	AMD Opteron A1100-series Freescale QorIQ LS20xx Nvidia Tegra X1 Qualcomm Snapdragon 808, 810 Samsung Exynos 7 5433, 7420
Cortex-A72	HiSilicon Kirin 95x MediaTek Helio X2x, MT817x Mstar 6A938 Qualcomm Snapdragon 65x Rockchip RK3399
Cortex-A73	HiSilicon Kirin 960 MediaTek Helio X30
ARMv8-A compatible	Apple A7 to A10 Applied Micro X-Gene Cavium ThunderX CN87xx, CN88xx Nvidia Tegra K1 (Project Denver) NXP i.MX 8 Qualcomm Kryo Samsung Mongoose

This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.