1-bit architecture

1-bit microprocessor MC14500BCP

A 1-bit computer architecture is an instruction set architecture for a processor that has datapath widths and data register widths of 1 bit (1/8 octet) wide.

An example of a 1-bit computer built from discrete logic SSI chips^[1]^[2] were the Wang 700 (1968/1970)^[3] and Wang 500 (1970/1971)^[4] calculator as well as the Wang 1200 (1971/1972)^[5] word processor series of Wang Laboratories.

An example of a 1-bit architecture that was actually marketed as a CPU is the Motorola MC14500B Industrial Control Unit (ICU),^[6]^[7] introduced in 1977 and manufactured at least up into the mid 1990s.^[7] One of the computers known to be based on this CPU was the WDR 1-bit computer.^[8] A typical sequence of instructions from a program for a 1-bit architecture might be:

load digital input 1 into a 1-bit register;
OR the value in the 1-bit register with input 2, leaving the result in the register;
write the value in the 1-bit register to output 1.

This architecture was considered superior for programs making decisions rather than performing arithmetic computations, for ladder logic as well as for serial data processing.^[6]

There are also several design studies for 1-bit architectures in academia, and corresponding 1-bit logic can also be found in programming.

Other examples of 1-bit architectures are programmable logic controllers (PLCs), programmed in instruction list (IL).

Several early massively parallel computers used 1-bit architectures for the processors as well. Examples include the Goodyear MPP and the Connection Machine. By using a 1-bit architecture for the individual processors a very large array (e.g.: the Connection Machine had 65,536 processors) could be constructed with the chip technology available at the time. In this case the slow computation of a 1-bit processor was traded off against the large number of processors.

1-bit CPUs can meanwhile be considered obsolete, not many kinds have been produced and none are known to be available in the major computer component stores (as of 2016, a few on eBay^[9]). The Finnish company Partco still sells MC14500B as spare part in 2017.^[10]

References

↑ Wasserman, Katie (March 2006) [January 2004]. "LED calculators rule her house". Computer Collector Newsletter / Technology Rewind (Interview). Interview with Koblentz, Evan. Retrieved 2017-05-20. Probably my most favorite is the Wang 500. It's got several unique things about it: a very unusual ROM memory made of hundreds of long enamel-coated wires wrapped around iron cores; a super-fast single-bit CPU built out of SSI logic chips; and of course tons of really cool-looking colorful keys.
↑ Product Service - Schematic manual (PDF). Wang Laboratories, Inc. 1974. 03-0019-0. Archived (PDF) from the original on 2017-05-20. Retrieved 2017-05-20.
↑ Müller, H. "Programmierbare Rechner der 3. Generation mit einfacher IC-Technik" (in German). Kelkheim/Taunus, Germany: technikum29. Wang 700 & Wang 500. Archived from the original on 2017-05-20. Retrieved 2017-05-20.
↑ "Wang Model 500 programmable calculator". Computer History Museum (CHM). Catalog Number X222.83. Archived from the original on 2017-05-20. Retrieved 2017-05-20.
↑ Battle, Jim (2010-03-07). "Wang 1200 - Wang WP History". Archived from the original on 2017-05-21. Retrieved 2017-05-21.
1 2 Gregory, Vern; Dellande, Brian; DiSilvestro, Ray; Malarkey, Terry; Smith, Phil; Hadley, Mike (1977). Motorola MC14500B Industrial Control Unit Handbook - Theory and Operation of a CMOS one-bit processor compatible with B series CMOS devices (PDF). Motorola Semiconductor Products Inc. 33-B78/8.0. Retrieved 2017-05-20. (NB. Also available in German language under the title "Motorola MC14500B Industrial Control Unit Handbuch - Theorie und Anwendung eines Ein-Bit-CMOS-Prozessors".)
1 2 Industrial Control Unit MC14500B (PDF). Motorola CMOS Logic Data. Semiconductor Technical Data (revision 3 ed.). Motorola. 1995. pp. 306–313. Archived (PDF) from the original on 2017-05-20. Retrieved 2012-08-01.
↑ Ludwig, Volker; Paschenda, Klaus; Schepers, Heinz; Terglane, Hermann-Josef; Grannemann, Klaus; John, Burkhard; Komar, Hermann; Meinersen, Ludwig (1986). Written at Neuss & Recklinghausen, Germany. Fast alles über den WDR-1-Bit-Computer (PDF) (in German). Neuss, Germany: DATANorf. Archived (PDF) from the original on 2017-05-20. Retrieved 2017-05-20.
↑ http://www.ebay.com/itm/Motorola-IC-MC14500B-MC14500BCL-100-NEW-/320837692605
↑ "CMOS-LOGIC IC 4500 DIP16". Archived from the original on 2017-05-20. Retrieved 2017-01-03. Also known as MC14500BCP

External links

Schembri, Thierry; Bizoirre, Sylvain; Boisseau, Olivier; Chauvaud, Pierre-Emmanuel. "WDR-1-Bit Computer". OLD-COMPUTERS.COM. Archived from the original on 2017-05-20. Retrieved 2017-05-20.

CPU technologies
Architecture	Turing machine Post–Turing machine Universal Turing machine Quantum Turing machine Belt machine Stack machine Register machine Counter machine Pointer machine Random access machine Random access stored program machine Finite-state machine Queue automaton Von Neumann Harvard (Modified) Dataflow TTA Cellular Artificial neural network Machine learning Deep learning Neural processing unit (NPU) Convolutional neural network Load/store architecture Register memory architecture Register register architecture Endianness FIFO Zero-copy NUMA HUMA HSA Heterogeneous computing Parallel computing Amorphous computing Reconfigurable computing Cognitive computing DNA computing Peptide computing Chemical computing Organic computing Wetware computer Quantum computing Neuromorphic computing Optical computing Reversible computing Unconventional computing Hypercomputation Ternary computer Symmetric multiprocessing (SMP) Asymmetric multiprocessing (AMP) Cache hierarchy Memory hierarchy
ISA types	ASIP CISC RISC EDGE (TRIPS) VLIW (EPIC) MISC OISC NISC ZISC Comparison
ISAs	x86 z/Architecture ARM MIPS Power Architecture (PowerPC) SPARC VISC Mill Itanium (IA-64) Alpha Prism SuperH Clipper VAX Unicore PA-RISC MicroBlaze
Word size	1-bit 2-bit 4-bit 8-bit 9-bit 10-bit 12-bit 15-bit 16-bit 18-bit 22-bit 24-bit 25-bit 26-bit 27-bit 31-bit 32-bit 33-bit 34-bit 36-bit 39-bit 40-bit 48-bit 50-bit 60-bit 64-bit 128-bit 256-bit 512-bit Variable
Execution	Instruction pipelining Bubble Operand forwarding Out-of-order execution Register renaming Speculative execution Branch predictor Memory dependence prediction Hazards
Parallel level	Bit Bit-serial Word Instruction Pipelining Scalar Superscalar Task Thread Process Data Vector Memory
Multithreading	Temporal Simultaneous (SMT) (Hyper-threading) Speculative (SpMT) Preemptive Cooperative Clustered Multi-Thread (CMT) Hardware scout
Flynn's taxonomy	SISD SIMD (SWAR) SIMT MISD MIMD SPMD Addressing mode
CPU performance	Instructions per second (IPS) Instructions per clock (IPC) Cycles per instruction (CPI) Floating-point operations per second (FLOPS) Transactions per second (TPS) SUPS Performance per watt Orders of magnitude (computing) Cache performance measurement and metric
Core count	Single-core processor Multi-core processor Manycore processor
Types	Central processing unit (CPU) GPGPU AI accelerator Vision processing unit (VPU) Vector processor Barrel processor Stream processor Digital signal processor (DSP) I/O processor/DMA controller Network processor Baseband processor Physics processing unit (PPU) Coprocessor Secure cryptoprocessor ASIC FPGA FPOA CPLD Microcontroller Microprocessor Mobile processor Notebook processor Ultra-low-voltage processor Multi-core processor Manycore processor Tile processor Multi-chip module (MCM) Chip stack multi-chip modules System on a chip (SoC) Network on a chip (NoC) Multiprocessor system-on-chip (MPSoC) Programmable System-on-Chip (PSoC)
Components	Execution unit (EU) Arithmetic logic unit (ALU) Address generation unit (AGU) Floating-point unit (FPU) Load-store unit (LSU) Fixed-point unit (FXU) Vector unit (VU) Branch predictor Branch execution unit (BEU) Instruction Decoder Instruction Scheduler Instruction Fetch Unit Instruction Dispatch Unit Instruction Sequencing Unit Unified Reservation Station Barrel shifter Uncore Sum addressed decoder (SAD) Front-side bus Back-side bus Northbridge (computing) Southbridge (computing) Adder (electronics) Binary multiplier Binary decoder Address decoder Multiplexer Demultiplexer Registers Cache Memory management unit (MMU) Input–output memory management unit (IOMMU) Integrated Memory Controller (IMC) Power Management Unit (PMU) Translation lookaside buffer (TLB) Stack engine Register file Processor register Hardware register Memory buffer register (MBR) Program counter Microcode ROM Datapath Control unit Instruction unit Re-order buffer Data buffer Write buffer Coprocessor Electronic switch Electronic circuit Integrated circuit Three-dimensional integrated circuit Boolean circuit Digital circuit Analog circuit Mixed-signal integrated circuit Power management integrated circuit Quantum circuit Logic gate Combinational logic Sequential logic Emitter-coupled logic (ECL) Transistor–transistor logic (TTL) Glue logic Quantum gate Gate array Counter (digital) Bus (computing) Semiconductor device Clock rate CPU multiplier Vision chip Memristor
Power management	APM ACPI Dynamic frequency scaling Dynamic voltage scaling Clock gating
Hardware security	Non-executable memory (NX bit) Bounds checking (Intel MPX) Intel Secure Key Hardware restriction (firmware) Software Guard Extensions (Intel SGX) Trusted Execution Technology OmniShield Trusted Platform Module (TPM) Secure cryptoprocessor Hardware security module Hengzhi chip
Related	History of general-purpose CPUs

This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.

1-bit architecture

See also

References

External links