Cannonlake

Not to be confused with Cannon Lake.
Cannonlake
Created H2 2017[1]
Transistors 10 nm transistors
Architecture x86
Instructions MMX, AES-NI, CLMUL, FMA3
Extensions
Socket LGA 1151
Predecessor Kaby Lake (semi-Tock)[2]
Successor
  • Ice Lake (Tock)[2]
  • Tiger Lake (semi-Tock)[2]
Brand name(s)
    • Core M
    • Core i3
    • Core i5
    • Core i7
    • Celeron
    • Pentium
    • Xeon

Cannonlake (formerly Skymont) is Intel's codename for the 10-nanometer die shrink of the Skylake microarchitecture, expected to be released in the second half of 2017.[1][3] As a die shrink, Cannonlake is a "tick" in Intel's "tick-tock" execution plan as the next step in semiconductor fabrication.[4] Cannonlake will be used in conjunction with Intel 200 Series chipsets, also known as Union Point. The platform as a whole will be named Union Bay.[4]

It has been speculated for a long time that reaching smaller process nodes would become impractical, leading to the end of Moore's Law. Intel however believes that it will be possible to reach at least 7 nm, though it will perhaps require use of materials other than silicon,[5] such as indium gallium arsenide (InGaAs).

The successors of the Cannonlake microarchitecture will be Icelake and Tigerlake, which will represent two consecutive "tocks" of the Intel Tick-Tock Model.[6][7]

Features

See also

References

This article is issued from Wikipedia - version of the Tuesday, February 02, 2016. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.