Socket FS1
From Wikipedia, the free encyclopedia
Type | PGA-ZIF |
---|---|
Chip form factors | ? |
Contacts | 722 |
FSB protocol | HyperTransport 3.x |
FSB frequency |
200 MHz System clock HyperTransport up to 3.2 GHz |
Voltage range | ? |
Processors | mobile APU products (Llano, Trinity and Richland) |
This article is part of the CPU socket series |
The Socket FS1 is a CPU socket that is implemented in notebook platforms from AMD with its APU processors codenamed Llano, Trinity and Richland (FS1r2).
While the processor will implement a "high-end GPU core with UVD" functionality, former ATI CEO Dave Orton has stated that Fusion products will have 10% more pins than a "normal CPU" but further elaboration on what is a "normal CPU" was not given.
See also
External links
|
This article is issued from Wikipedia. The text is available under the Creative Commons Attribution/Share Alike; additional terms may apply for the media files.