Ingenic Semiconductor
 | |
| Traded as | Ingenic Semiconductor |
|---|---|
| Industry | Fabless semiconductors, [Semiconductor industry |
| Founded | 2005 |
| Headquarters | Beijing, PRC |
| Products | CPUs (XBurst), SoCs (JZxxx) |
| Website | ingenic.cn/en |
Ingenic Semiconductor is a fabless semiconductor company based in Beijing, Peoples Republic of China founded in 2005. They purchased licenses for the MIPS architecture instruction sets in 2009 and design CPU-microarchitectures based on them. They also design system on a chip products including their CPUs and licensed semiconductor intellectual property blocks from third parties, such as Vivante Corporation, commission the fabrication of integrated circuits at semiconductor fabrication plants and sell them.
XBurst microarchitecture
The XBurst CPU microarchitecture is based upon the MIPS32 revision 1 respectively the MIPS32 revision 2 instruction set and implements a 8-stage pipeline. XBurst CPU technology consists of 2 parts:
- A RISC/SIMD/DSP hybrid instruction set architecture which enables the processor to have the capability of computation, signal processing and video processing.
- An innovative pipeline engine which consumes very little power while emitting instructions. The processor core (including L1 cache) consumes 100 mW at 1000 MHz at a 65 nm LP process.
XBurst2 microarchitecture
Ingenic Semiconductor purchased a MIPS64 instruction set license and designed a microarchitecture based on it: XBurst2. XBurst2 is a dual-issuse/dual-threaded CPU design. Its development "will basically be completed" in the first half of 2014 as announced at Summer 2013.[1]
XBurst1-based SoCs
SoCs incorporating the XBurst microarchitecture:[2]
| Model | Launch | Fab (nm) | XBurst1 | FPU | GPU | VPU | Datasheet | Package | Notes | ||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| version | Core clock (MHz) | L1 Dcache [kB] |
L1 Icache [kB] |
L2 cache [kB] | |||||||||
| Jz4720 | 2005 | 180 | MIPS32 rev1 | 240 | 16 | 16 | na | na | na | na | Jz4720 | ||
| Jz4725B | 2005 | 160 | 360 | Jz4725 | |||||||||
| Jz4730 | 2005 | 180 | 336 | Jz4730 | |||||||||
| Jz4740 | 2007 | 180 | MIPS32 rev1 + SIMD | 360 | Jz4740 | adds RMVB, MPEG-1/2/4 decoding capability up to D-1 resolution thanks to SIMD instruction set | |||||||
| Jz4750 | 2009 | 180 | MIPS32 rev1 + SIMD2 | 360 | 480P | Jz4750 | adds TV encoder | ||||||
| Jz4755 | 2009 | 160 | 400 | 576P | Jz4755 | QFP176 | second core is for video processing only | ||||||
| Jz4760 | 2010 | 130 | 600 | yes | Vivante GC200 | 720P | JZ4760 JZ4760B | BGA345 | second core is for video processing only, IEEE754-complient FPU | ||||
| Jz4770 | 2011 | 65 | MIPS32 rev2 + SIMD2 | 1000 | 256 | yes | Vivante GC860[3] | 1080P | JZ4770 | BGA379 | 1080p video decoding unit for H.264, VC-1 and VP8 (a secondary 500 MHz MIPS processor with SIMD extension) | ||
| Jz4775[4] | 65 | MIPS32 rev2 + SIMD2 | 1000 | 32 | 32 | 256 | yes | X2D Core | 720p | JZ4775 | BGA314 | 720p video decoding unit for H.264, VC-1 and VP8 (a secondary 500 MHz MIPS processor with SIMD extension) | |
| Jz4780 | 2012 | 40 | Dual MIPS32 rev2 + SIMD2 | [citation needed] | 32 each | 32 each | 512 | yes | PowerVR SGX 540 | 1080P | JZ4780 | BGA390 | Dual core (SMP) XBurst CPU, 1080p video decoding unit for H.264, VC-1 and VP8 (a secondary 500 MHz MIPS processor with SIMD extension) |
Adoption
XBurst1-based SoCs are commonly used in tablet computers, portable media players, digital photo frames and GPS devices:
The JZ4730 CPU is used in the Skytone Alpha-400 and its variants.[5] The Jz4720 is utilized in the Copyleft Hardware project Ben NanoNote.[6] Another popular device, the Dingoo gaming handheld, uses the JZ4732, a de facto JZ4740. Game Gadget is using the JZ4750. Velocity Micro T103 Cruz and T301 Cruz 7-Inch Android 2.0 Tablets used JZ4760. The JZ4770 SoC is used in several of the Ainol Novo 7 Android tablets[7] and 3Q Tablet PC Qoo! IC0707A/4A40. JZ4770 SoC is also used in dedicated handheld NEOGEO-X[8] and open-source handheld GCW-Zero[9] running on OpenDingux.[10]
References
- ↑ XBurst2 SoC being developed
- ↑ "Ingenic Xburst Products".
- ↑ http://www.vivantecorp.com/ingenic.html
- ↑ Suspected to be called as JZ4774 sometime
- ↑ Hachman, Mark (May 30, 2008). "Mystery Chip Powers New $299 UMPC - News and Analysis by PC Magazine". 080707 pcmag.com
- ↑ Ben NanoNote Hardware Components
- ↑ "$79 Ainol Novo 7 Paladin Tablet Does Ice Cream Sandwich".
- ↑ "Neo-Geo X official site".
- ↑ "GCW-Zero official site".
- ↑ http://www.mips.com/news-events/newsroom/newsindex/index.dot?id=71045 Lowest-Cost Android 4.1 Tablet in 2012 is based in MIPS
See also
External links
- Ingenic Semiconductor official website
- Application Processor Overview
- Linux developer page
- rockbox.org, Hardware docs
- MT-V656 (JZ4755)
- Ingenic Semiconductor Licenses MIPS32® Architecture for Mobile Devices (January 4, 2011)
- [http://eetimes.com/electronics-news/4234615/10-unmistakable-trends-at-CES-2012?pageNumber=6, EE Times Article]
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||