Industry | Semiconductor industry |
---|---|
Founded | October 2004 |
Founder(s) | Anant Agarwal, Devesh Garg, and Vijay K. Aggarwal |
Headquarters | San Jose, California, USA |
Key people | Devesh Garg, President & CEO |
Products | Central processing units |
Owner(s) | Privately funded |
Website | www.tilera.com |
Tilera Corporation is a fabless semiconductor company focusing on scalable multicore embedded processor design. The company is currently shipping multiple processors, including the TILE64, TILEPro64, and the TILEPro36, TILE-Gx36, TILE-Gx16 and TILE-Gx9. The company has announced its TILE-Gx100 and TILE-Gx64 TILE-Gx microprocessors that will be shipping in 2012.
Contents |
In 1990, Dr. Anant Agarwal led a team of researchers at Massachusetts Institute of Technology to develop scalable multi-processor system built out of large numbers of single chip processors. Alewife machines integrated both shared memory and user-level message passing for inter-node communications.[1]
In 1997, Dr. Agarwal proposed a follow-on project using a mesh technology to connect multiple cores. The follow-on project, named RAW, commenced in 1997, and was supported by DARPA/NSF's funding of tens of millions, resulting in the world's first 16-processor tiles multicore and proving the mesh and compiler technology.
Tilera was founded in October, 2004, by Agarwal, Devesh Garg, and Vijay K. Aggarwal. Tilera launched its first product, the 64-core TILE64 processor, in August 2007. Tilera is venture funded by Bessemer Venture Partners, Walden International, Columbia Capital and VentureTech Alliance, with strategic investments from Broadcom, Quanta Computer and NTT. The company is headquartered in San Jose, California and operates a research and development facility in Westborough, Massachusetts, USA. It has Sales and Support Centers in Shenzhen China, Yokohama Japan and in Europe.
Tilera's primary product family is the Tile CPU. Tile is a multicore design, with the cores communicating via a new mesh architecture, called iMesh, intended to scale to hundreds of cores on a single chip. As of September 2010, shipping versions of Tile have 36 or 64 cores. The goal is to provide a high-performance CPU, with good power efficiency, and with greater flexibility than special-purpose processors such as DSPs. In October 2009, they announced a new chip TILE-Gx100 based on 40nm technology that features up to 100 cores at 1.5 GHz. Other Gx family members will include 16, 36 and 64-core variants.
Their primary markets for this new chip which launched in October 2011, include:
The 100-core general purpose CPU consumes approximately 55 watts at full load.[2]
In October 2010 version 2.6.36 of the mainline Linux kernel added support for the Tilera architecture.[3]
Tilera also provides software development tools - designated the Multicore Development Environment (MDE) - for Tile and a line of boards built around the Tile processors.
The networking software company 6WIND provides high-performance packet processing software for the TilePro64 platform[4].
On July 25, 2011, TilePro processor was found by Facebook to be 3-times more energy-efficient than Intel's x86, based on Facebook's experiments on servers using TilePro processor and Intel’s x86.[5]