Zilog Z280

From Wikipedia, the free encyclopedia

This article does not cite any references or sources. (June 2008) Please help improve this article by adding citations to reliable sources. Unverifiable material may be challenged and removed.

The Zilog Z280 was an enhancement of the Zilog Z80 architecture introduced in July 1987, basically a slighly improved CMOS version of the earlier NMOS Zilog Z800, both versions were commercial failures. They added a memory management unit (MMU) to expand the addressing range to 16 MB, features for multitasking and multiprocessor and coprocessor configurations, a 256 byte cache, and a huge number of new instructions and addressing modes (giving a total of over 2000 combinations). Its internal clock signal ran at 2 or 4 times the external clock's speed (e.g. a 16MHz CPU with a 4MHz bus). Later, more successful, enhancements to the Z80-architecture include Hitachi HD64180 and Zilog eZ80, among others. See further Zilog Z800.

v • d • e ZiLOG processors Z80 series Z80 • Z180 • Z280 • Z380 • Z800 • eZ80 Z8000 series Z8000 • Z80000 Microcontroller Z8 z80 Compatibles NEC µPD780C • Sharp LH-0080 • T34 • ASCII R800 • U880 • MMN80CPU

This article was originally based on material from the Free On-line Dictionary of Computing, which is licensed under the GFDL.