Image:Wishbone shared bus.jpg

From Wikipedia, the free encyclopedia

[edit] Summary

Source: 'WISHBONE System-on-Chip (SoC)Interconnection Architecture for Portable IP Cores', Revision: B.3, Released: September 7, 2002, wbspec_b3.pdf.

Page 3 of the spec states that: "Notice is hereby given that this document is not copyrighted, and has been placed into the public domain. It may be freely copied and distributed by any means."

[edit] Licensing

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeDimensionsUserComment
current20:40, 18 November 2007598×151 (14 KB)Eeinfo2008 (Talk | contribs) (Source: 'WISHBONE System-on-Chip (SoC)Interconnection Architecture for Portable IP Cores', Revision: B.3, Released: September 7, 2002, [http://www.opencores.org/projects.cgi/web/wishbone/wbspec_b3.pdf wbspec_b3.pdf]. Page 3 of the spec states that: "Noti)

The following pages on the English Wikipedia link to this file (pages on other projects are not listed):