Super Socket 7
From Wikipedia, the free encyclopedia
| Super Socket 7 | ||
| Specifications | ||
|---|---|---|
| Type | ZIF | |
| Chip form factors | SPGA | |
| Contacts | 321 | |
| Bus Protocol | P5 | |
| FSB | 95, 97, 100 MHz System Clock | |
| Voltage range | 2.0V - 2.4V | |
| Processors | AMD K6-2 (300 MHz - 550 MHz) AMD K6-III AMD K6-2+ AMD K6-III+ Cyrix MII (PR366/250 MHz - PR433/300 MHz) IDT WinChip 2 (200 MHz - 250 MHz) |
|
|
This article is part of the CPU socket series |
||
The Super Socket 7, also referred to as Super 7, is an extension of the Socket 7 ZIF socket specification. It features a 100 MHz front-side bus, support for the AGP bus, and a SPGA package. Super Socket was used by AMD K6-2 and K6-III processors, and some of the final Cyrix M-II processors. It is backward compatible with Socket 7, meaning a Socket 7 CPU can be used with a Super Socket 7 motherboard, but a Super Socket 7 CPU cannot operate at full speed in a Socket 7 motherboard. Socket 5 CPUs are pin-compatible with Super Socket 7, but not all motherboards designed for Super Socket 7 supported the voltages needed for Socket 5 CPUs.
While AMD had previously always used Intel sockets for their processors, Socket 7 was the last one for which AMD retained legal rights. Intel had hoped by discontinuing Socket 7 development and moving to Slot 1 that AMD would be left with an outdated platform, making their processors non-competitive. By extending the FSB from 66 to 100 MHz, Super Socket 7 gave AMD the stopgap solution they needed while developing their own independent motherboard infrastructure, Slot A.
While the architecture was cheap, and served the intended purpose, many of the third party chipsets provided by VIA, SiS, and others, were of low quality, especially in regard to the AGP implementations. The reputation AMD gained for buggy incompatible motherboards lingered, and though an internal program in VIA to raise standards for their chipsets had begun to show results in the K6-III and Pentium III era, AMD put in place a quality assurance program for the Athlon processor.
|
|||||||||||
