PowerPC e300
From Wikipedia, the free encyclopedia
| Power Architecture |
|---|
| Historical |
|
POWER • PPC6xx • PowerPC-AS • POWER2 • POWER3 • G4 • POWER4 • Gekko • AIM alliance |
| Current |
|
PowerPC • e200 • e300 • e500 • e600 • PA6T • POWER5 • POWER6 • PPC4xx • PPC750 • PPC970 • CBEA • Xenon • Broadway |
| Future |
| Related Links |
|
RISC • System p • System i • Power.org • PAPR • PReP • CHRP • more... |
The PowerPC e300 is a family of 32-bit Power Architecture microprocessor cores developed by Freescale for primary use in system-on-a-chip (SoC) designs with speed ranging up to 667 MHz, thus making them ideal for embedded applications.
The e300 is a superscalar RISC core with 16/16 or 32/32 kB L1 data/instruction caches, a four stage pipeline with load/store, system register, branch prediction and integer unit with optional double precision FPU. The e300 core is not compatible with the latest Power ISA but adheres to the earlier PowerPC specification and is completely backwards compatible with the G2 and PowerPC 603e cores from which it derives.
The e300 core is the CPU part of several SoC processors from Freescale:
- The MPC83xx PowerQUICC II Pro family of telecom and network processors.
- The MPC51xx and MPC52xx family of automotive and industrial control processors.
- MSC7120 GPON, optical network processor integrated DSP unit.[1]
