POWER3
From Wikipedia, the free encyclopedia
| Power Architecture |
|---|
| Historical |
|
POWER • PPC6xx • PowerPC-AS • POWER2 • POWER3 • G4 • POWER4 • Gekko • AIM alliance |
| Current |
|
PowerPC • e200 • e300 • e500 • e600 • PA6T • POWER5 • POWER6 • PPC4xx • PPC750 • PPC970 • CBEA • Xenon • Broadway |
| Future |
| Related Links |
|
RISC • System p • System i • Power.org • PAPR • PReP • CHRP • more... |
The POWER3 chip is a CPU, designed and exclusevely manufactured by IBM, that implements the 32/64-bit PowerPC instruction set architecture, including all of the optional instructions of the ISA (at the time) such as the POWER2. Released on 5 October 1998, it had two floating-point units, three fixed-point units, and two load-store units. It was originally supposed to be called the PowerPC 630 but was renamed, probably to differentiate the server oriented POWER processors it replaced from the more consumer oriented 32-bit PowerPCs.
POWER3 was used in IBM RS/6000 servers and workstations at 200 MHz. It had 15 million transistors on a 270 mm² die. Its successor, the POWER3-II was manufactured in a copper based process at .25 μm and reached 450 MHz on a 170 mm² die.
POWER3-II was succeeded by the POWER4.
[edit] See also
[edit] References
- Papermaster, M.; Dinkjian, R.; Mayfield, M.; et al. (1998). "POWER3: Next Generation 64-bit PowerPC Processor Design". . IBM Corp
- Anderson, S.; Bell, R.; Hague, J.; et al. (1998). "RS/6000 Scientific and Technical Computing: POWER3 Introduction and Tuning Guide". . IBM Corp - gives more information about POWER1, POWER2, and POWER3
 |
This microcomputer/microprocessor-related article is a stub. You can help Wikipedia by expanding it. |
