OpenFire Soft Processor

From Wikipedia, the free encyclopedia

The OpenFire should not be confused with the Openfire Jabber/XMPP server.

The OpenFire soft processor is an open source Verilog implementation of the Xilinx MicroBlaze processor. Like the MicroBlaze, the OpenFire is a 32-bit RISC processor based on the DLX architecture by Hennessy and Patterson. The OpenFire was developed by Stephen Craven, a PhD student at Virginia Tech, specifically for configurable array research. As such, certain features of the MicroBlaze were not initially implemented. The original implementation of the OpenFire lacks interrupts, exceptions, debugging facilities, and Local Memory Bus (LMB) and On-chip Peripheral Bus (OPB) interfaces. These interfaces were omitted from the original release in order to facilitate an ultra-minimal implementation for the OpenFire. In order to make the OpenFire more useful for other kinds of research there are ongoing efforts to add common peripheral bus support to the OpenFire soft processor.

[edit] References

[edit] External links

v • d • e CPU technologies Architecture Instruction Set Architecture · RISC · CISC · EPIC · VLIW · OISC · ZISC · Harvard architecture · Von Neumann architecture Parallelism Instruction pipelining · Superscalar · Out-of-order execution · Register renaming · Speculative execution · Multithreading · Multiprocessing Components ALU · FPU · Vector processor · SIMD · 32-bit/64-bit · Registers · Cache · ASIC · FPGA · DSP · Microcontroller · ASIP · SoC Power management Dynamic frequency scaling · Dynamic voltage scaling · Clock gating