OpenCores

From Wikipedia, the free encyclopedia

OpenCores is a loose community of people who are interested in developing digital open source hardware through electronic design automation, with a similar ethos to the free software movement. OpenCores hope to eliminate redundant design work and slash development costs.

The components produced by the OpenCores initiative use several different software licenses, but the most common is GNU LGPL, which states that any modifications to a component must be shared with the community, while you can still use it together with proprietary components.

The library will consist of design elements from central processing units, memory controllers, peripherals, motherboards, and other components. Emerging semicon manufacturers could use the information and license designs for free.

Currently the emphasis is on digital modules called 'cores', commonly known as IP Cores. The components are used for creating both custom integrated circuits (ASICs) and FPGAs.

The cores are implemented in the hardware description languages Verilog, VHDL or SystemC which may be synthesized to either silicon or grid arrays.

The project aims at using a common non-proprietary system bus named Wishbone, and most components are nowadays adapted to this bus.

Among the components created by OpenCores contributors are:

[edit] References

 This article does not cite any references or sources. (November 2006)
Please help improve this article by adding citations to reliable sources. Unverifiable material may be challenged and removed.

[edit] See also

[edit] External links