Multi-threshold CMOS

From Wikipedia, the free encyclopedia

This article or section needs to be wikified to meet Wikipedia's quality standards. Please help improve this article with relevant internal links. (June 2007)

The introduction to this article provides insufficient context for those unfamiliar with the subject. Please help improve the article with a good introductory style.

This article does not cite any references or sources. (January 2007) Please help improve this article by adding citations to reliable sources. Unverifiable material may be challenged and removed.

Please help improve this article or section by expanding it. Further information might be found on the talk page or at requests for expansion. (January 2007)

Multi-threshold CMOS (MTCMOS) utilized transistors with multiple threshold voltages (Vt) to optimize delay or power. Lower Vt devices are used on critical delay paths to minimize clock periods. Higher Vt devices are used on non-critical paths to reduce static leakage power without incurring a delay penalty. Typical high Vt devices reduce static leakage by 10x compared with low Vt devices. One method of creating devices with multiple threshold voltages is to apply different bias voltages (Vb) to the base or bulk terminal of transistors. In NMOS devices, lower Vb will increase Vt, increase delay, and reduce static leakage.

A common MTCMOS approach for reducing power uses sleep transistors. Logic is supplied by a virtual power rail. Low Vt devices are used in the logic for speed. The logic may be turned off by collapsing the virtual power rail. High Vt devices connecting the power rails and virtual power rails are turned off in sleep mode. High Vt devices are used as sleep transistors to reduce static leakage.

The design of the power switch which turns on and off the power supply to the logic gates is essential to low-voltage high-speed circuit techniques such as multi-threshold voltage CMOS (MTCMOS). This is because this switch influences the speed, area, and power of a low-voltage LSI.