Talk:AND gate

From Wikipedia, the free encyclopedia

Contents 1 Alternatives 2 Picture is wrong. 3 mentioning Philips 4 The physical layout 5 Alternate notation

[edit] Alternatives

The bottom "alternatives" section could show that NOR gates (not only NAND gates) can be used to create the equivalent of an AND gate. NAND and NOR gates are called the "universal gates" because they can be used to create any other gate: AND, OR, NOT. Is there an official way to create schematics? I have Xilinx available because it's free from their website, but my schematics would appear differently from the ones currently shown. ~Kruck 02:14, 27 October 2006 (UTC)

[edit] Picture is wrong.

Picute for PCOS AND gate implementatino is wrong —The preceding unsigned comment was added by 216.31.219.19 (talk) 01:58, 5 December 2006 (UTC).

True story. The p-mos transistors need to be in parallel in order to function analogously to the n-mos transistors in series. bdieseldorff 18:56, 15 September 2007 (UTC)

[edit] mentioning Philips

Is it needed to mention Philips as a semiconductor manufacturer, I think this seems like an advertising for the brand. --Carlos.javierloy 01:29, 4 June 2007 (UTC) Carlos J. Loya

[edit] The physical layout

Would it be helpful to add a diagram for the physical layout of a CMOS AND. We have it for NAND.--Ademkader (talk) 15:05, 19 November 2007 (UTC)

[edit] Alternate notation

AND gates in circuit complexity use the ^ notation (upside down V) —Preceding unsigned comment added by 71.232.103.200 (talk) 02:31, 15 May 2008 (UTC)