XDR2 DRAM

From Wikipedia, the free encyclopedia

Current event marker This article contains information about a scheduled or expected future product.
It may contain preliminary or speculative information, and may not reflect the final version of the product.

XDR2 DRAM is a type of Dynamic Random Access Memory that is in development by Rambus. Announced in 2005-7-7 and scheduled to be released in 2007, it is the successor to XDR DRAM.

XDR2 DRAM will most likely be used in high-end graphics cards and networking equipment.

[edit] Changes over XDR DRAM

Signalling: XDR2 DRAM has data transfer rate at 16 times of chip's core lock speed, with signal bus running at 4 time of core clock speed.

Micro-threading: Banks within chips are organized into 2 channels, with each channel controlling half of the banks. Within each channel, there are 2 column and row decoders, with each set of row+column decoders addressing 8-bit of data. In 16-bank design, granularity is reduced from 32 bytes to 16 bytes.

[edit] External links