Reference Verification Methodology
From Wikipedia, the free encyclopedia
The Reference Verification Methodology (RVM) is a complete set of metrics and methods for performing Functional verification of complex designs such as for Application-specific integrated circuits or other semiconductor devices. It was published by Synopsys in 2003.
The SystemVerilog implementation of the RVM is known as the VMM (Verification Methodology Manual). It contains a small library of base classes.
[edit] External links
- Verification Methodology Manual for SystemVerilog
 |
This software-related article is a stub. You can help Wikipedia by expanding it. |
