PRAM consistency

From Wikipedia, the free encyclopedia

You have new messages (last change).

PRAM consistency (pipelined random access memory) also known as FIFO consistency

All processes see memory writes from one process in the order they were issued from the process.
Writes from different processes may be seen in a different order on different processes. Only the write order needs to be consistent, thus the name pipelined.

Retrieved from "http://en.wikipedia.org../../../p/r/a/PRAM_consistency_6396.html"