PowerPC 400

From Wikipedia, the free encyclopedia

Power Architecture

CPU architecture

Historical

POWERPPC6xxPowerPC-ASPOWER2POWER3POWER4

Current

PowerPCe200e600PA6TPOWER5PPC970Cell PPE

Future

POWER6POWER7e700

Related Links

RISCAltiVecIBM System pIBM System iPlaystation 3Xbox 360

The PowerPC 400 family is a line of 32-bit embedded RISC-processor cores built using Power Architecture technology. The cores are designed to fit inside specialized applications ranging from System-on-a-chip (SoC) microcontrollers, network appliances, Application-specific integrated circuits (ASICs) and Field-programmable gate arrays (FPGAs) to set-top boxes, storage devices and supercomputers.

AMCC bought assets concerning the 400 family cores from IBM in 2004, and they now market the processors under their own name. IBM continue evolving the cores while supplying design and foundry services around the cores. Several cores are also available for licensing by OEMs from IBM and Synopsys.

Contents

[edit] Variants

[edit] PowerPC 403

Introduced in 1994, the PowerPC 403 was the one of the first PowerPC processors, and the first targeted strictly to the embedded market. Compared to the other PowerPC processors of the era (PowerPC 601, PowerPC 603 and PowerPC 604), it was at the very low end, lacking a Memory management unit (MMU) or Floating point unit (FPU), for instance. The core was offered for custom chips and in pre packaged versions, including versions wih MMU, speeds ranging from 20 to 80 MHz.

The PowerPC 403 is used in, among other appliances, thin clients, set-top boxes, RAID-controllers and printers. The first TiVo used a 54 MHz PowerPC 403GCX.

AMCC acquired the design of 403 from IBM in 2004, but have chosen not to market it, instead focusing on the 405 and 440 cores.

[edit] PowerPC 401

While the 403 was popular, it was also too high performance and too costly for some applications, so in 1996 IBM released a bare bones PowerPC core, called PowerPC 401. It has a single issue, 3 stage pipeline, with no MMU or DMA and only 2 kB instrucion and 1 kB data L1 caches. The design contained just 85,000 transistors in all and operated at up to 100 MHz, drawing only 0.1W or less. Applications using the 401 core range from set-top boxes and telecom switches to printers and fax machines,

[edit] PowerPC 405

The PowerPC 405 was released in 1998 and designed for price/performance sensitive low end embedded System-on-a-chip (SoC) designs. It has a 5 stage pipeline, separate 16 kB instruction and data L1 caches, a CoreConnect bus, an Auxiliary Processing Unit (APU) interface for expandability and supports speeds exceeding 400 MHz. The 405 core adheres to the current Power ISA v.2.03 using the Book III-E specification. Both AMCC and IBM are developing and marketing processors using 405 cores. IBM and Synopsys also offers a fully synthesized cores. IBM has announced plans to make the specifications of the PowerPC 405 core freely available to the academic and research community.[1]

PowerPC 405 based applications includes digital cameras, modems, set-top boxes, cellphones, GPS-devices, printers, fax machines, Network cards, storage devices and service processors for servers. Up to two 405 cores are used in Xilinx Virtex-II and Virtex-4 FPGAs and the future northbridge CPC965 includes an embedded 405 core. In 2004 Hifn bought IBM's PowerNP network processors that uses 405 cores.[2]

[edit] V-Dragon

The Chinese company Culturecom uses a 405 core for its V-Dragon processor which powers Linux terminals and set-top-boxes. The V-Dragon processor includes the Multilingual Character Generation Engine (MCGE) that processes and generates Chinese characters directly in the CPU.[3]

[edit] PowerPC 440

Introduced in 1999, the PowerPC 440 was the first PowerPC core from IBM to include the Book E extension to the PowerPC specification. It also included the CoreConnect bus technology designed to be the interface between the parts inside a PowerPC based System-on-a-chip (SoC) device.

It is a high performance core with separate 32 kB instruction and data L1 caches, a 7 stage pipeline, supporting speeds up to 800 MHz and L2 cache up to 256 kB. The core lacks a floating point unit (FPU) but it has an associated 4 stage FPU that can be included using the APU (Auxiliary Processing Unit) interface. The 440 core adheres to the current Power ISA v.2.03 using the Book III-E specification.

  • Dual 440 cores are currently used in the processors powering IBM's Blue Gene supercomputer (which as of mid-2005 and 11-2006 ranks number one on the list of the top 500 supercomputers around the world, with a peak performance of over 280 teraFLOPS).
  • The 440 core is also used in the Cray XT3 and XT4 supercomputers, where its SeaStar and SeaStar2 communication chips closely couples HyperTransport memory interface with routing to other nodes in supercomputer clusters.

Both AMCC and IBM are developing and marketing processors using 440 cores. IBM and Synopsys also offers a fully synthesized cores.

[edit] PowerPC 460

Introduced in 2006, the 460 cores are similar to 440 but reaches 1.4 GHz, are developed with multi-core applications in mind and have 24 additional Digital signal processing (DSP) instructions. The cores are designed to be low-power but high performance and the 464-H90 is expected to draw only 0.53W at 1 GHz. The 460 core adheres to Power ISA v.2.03 using the Book III-E specification.

  • PowerPC 460S - A completely synthesized core and can be licensed for manufacturing on different foundries.
  • PowerPC 464-H90 - A 90 nm, hard core (not synthesizable), expected in Q4, 2006, will offer a customizable core for ASICs that can be manufactured with IBM or at manufacturing facilities at Chartered or Samsung.
  • PowerPC 464FP-H90 - Expected in Q1, 2007, is a hard core that adds a double precision floating point unit (FPU).

IBM will release more hard 460 based cores in the future. PowerPC 465 and 466 are on the roadmap but configurations remain unknown.

[edit] References