Multiplexer

From Wikipedia, the free encyclopedia

You have new messages (last change).

“MUX” redirects here. For other uses, see MUX (disambiguation).

Schematic of a 2-to-1 Multiplexer. It can be equated to a controlled switch.

Schematic of a 1-to-2 Demultiplexer. Like a multiplexer, it can be equated to a controlled switch.

A multiplexer or mux (occasionally the term muldex is also found, for a combination multiplexer-demultiplexer) is a device that selects one of many data-sources and outputs that source into a single channel.

A demultiplexer (or demux) is a device taking a single input that selects one of many data-output-lines and connects the single input to the selected output line. A multiplexer is often used with a complementary demultiplexer on the receiving end.

In electronics, multiplexers function as multiple-input, single-output switches. A multiplexer has multiple inputs and a selector that connects a specific input to the single output. The schematic symbol for a multiplexer is an isosceles trapezoid with the longer parallel side containing the input pins and the short parallel side containing the output pin. The schematic on the right shows a 2-to-1 multiplexer on the left and an equivalent switch on the right. The $s e l$ wire connects the desired input to the output.

In digital signal processing (DSP), the multiplexer takes several separate digital data streams and combines them together into one data stream of a higher data rate. This allows multiple data streams to be carried from one place to another over one physical link, which saves cost.

1 Cost savings
2 Digital multiplexers
- 2.1 Chaining multiplexers
- 2.2 List of ICs which provide multiplexing
3 Digital demultiplexers
- 3.1 List of ICs which provide demultiplexing
4 See also

[edit] Cost savings

The basic function of a multiplexer: combining multiple inputs into a single data stream. On the receiving side, a demultiplexer splits the single data stream into the original multiple signals.

One use for multiplexers is cost savings by connecting a multiplexer and a demultiplexer (or demux) together over a single channel (by connecting the multiplexer's single output to the demultiplexer's single input). The image to the right demonstrates this. In this case, the cost of implementing separate channels for each data source is more expensive than the cost and inconvenience of providing the multiplexing/demultiplexing functions. In a physical analogy, consider the merging behaviour of commuters crossing a narrow bridge; vehicles will take turns using the few available lanes. Upon reaching the end of the bridge they will separate into separate routes to their destinations.

At the receiving end of the data link a complementary demultiplexer is normally required to break single data stream back down into the original streams. In some cases, the far end system may have more functionality than a simple demultiplexer and so, whilst the demultiplexing still exists logically, it may never actually happen physically. This would be typical where a multiplexer serves a number of IP network users and then feeds directly into a router which immediately reads the content of the entire link into its routing processor and then does the demultiplexing in memory from where it will be converted directly into IP packets.

It is usual to combine a multiplexer and a demultiplexer together into one piece of equipment and simply refer to the whole thing as a "multiplexer". Both pieces of equipment are needed at both ends of a transmission link because most communications systems transmit in both directions.

A real world example is the creation of telemetry for transmission from the computer/instrumentation system of a satellite, space craft or other remote vehicle to a ground system.

In analogue circuit design, a multiplexer is a special type of analogue switch that connects one signal selected from several inputs to a single output.

[edit] Digital multiplexers

In digital circuit design, the selector wires are of digital value. In the case of a 2-to-1 multiplexer, a logic value of 0 would connect $I 0$ to the output while a logic value of 1 would connect $I 1$ to the output. In larger multiplexers, the number of selector pins is equal to $\left \lceil \log_2(n) \right \rceil$ where $n$ is the number of inputs.

For example, 9 to 16 inputs would require no less than 4 selector pins and 17 to 32 inputs would require no less than 5 selector pins. The binary value expressed on these selector pins determines the selected input pin.

A 2-to-1 multiplexer has a boolean equation where $A$ and $B$ are the two inputs, $S$ is the selector input, and $Z$ is the output:

$Z = ( A \cdot \overline{S}) + (B \cdot S)$

A 2-to-1 mux

Which can be expressed as a truth table:

$S$	$A$	$B$	$Z$
0	1	1	1
	1	0	1
	0	1	0
	0	0	0
1	1	1	1
	1	0	0
	0	1	1
	0	0	0

This truth table should make it quite clear that when $S = 0$ then $Z = A$ but when $S = 1$ then $Z = B$ . A straightforward realization of this 2-to-1 multiplexer would need 2 AND gates, 1 OR gate, and a NOT gate.

Larger multiplexers are also common and, as stated above, requires $\left \lceil \log_2(n) \right \rceil$ selector pins for $n$ inputs. Other common sizes are 4-to-1, 8-to-1, and 16-to-1. Since digital logic uses binary values, powers of 2 are used (4, 8, 16) to maximally control a number of inputs for the given number of selector inputs.

4-to-1 mux

8-to-1 mux

16-to-1 mux

The boolean equation for a 4-to-1 multiplexer is:

$F = (I_0 \cdot \overline{S_0} \cdot \overline{S_1}) + (I_1 \cdot S_0 \cdot \overline{S_1}) + (I_2 \cdot \overline{S_0} \cdot S_1) + (I_3 \cdot S_0 \cdot S_1)$

Two realizations for creating a 4-to-1 multiplexer are shown below:


These are two realizations of a 4-to-1 multiplexer: one realized from a decoder, AND gates, and an OR gate one realized from 3-state buffers and AND gates (the AND gates are acting as the decoder) Note that the subscripts on the $I n$ inputs indicate the decimal value of the binary control inputs at which that input is let through.

[edit] Chaining multiplexers

Larger multiplexers can be constructed by using smaller multiplexers by chaining them together. For example, an 8-to-1 multiplexer can be made with two 4-to-1 and one 2-to-1 multiplexers. The two 4-to-1 multiplexer outputs are fed into the 2-to-1 with the selector pins on the 4-to-1's put in parallel giving a total number of selector inputs to 3, which is equivalent to an 8-to-1.

[edit] List of ICs which provide multiplexing

The 7400 series has several ICs that contain multiplexer(s):

S.No.	IC No.	Function	Output State
1	74157	Quad- 2:1 MUX	Output same as input given
2	74158	Quad- 2:1 MUX	Output is inverted input
3	74153	Dual- 4:1 MUX	Output same as input
4	74352	Dual- 4:1 MUX	Output is inverted input
5	74151A	8:1 MUX	Both outputs available ie. Complementary outputs
6	74152	8:1 MUX	Output is inverted input
7	74150	16:1 MUX	Output is inverted input

[edit] Digital demultiplexers

Demultiplexers take one data input and a number of selection inputs, and they have several outputs. They forward the data input to one of the outputs depending on the values of the selection inputs. Demultiplexers are sometimes convenient for designing general purpose logic, because if the demultiplexer's input is always true, the demultiplexer acts as a decoder. This means that any function of the selection bits can be constructed by logically OR-ing the correct set of outputs.

Example: A Single Bit 1-to-4 Line Demultiplexer

[edit] List of ICs which provide demultiplexing

The 7400 series has several ICs that contain demultiplexer(s):

S.No.	IC No.	Function	Output State
1	74139	Dual- 1:4 DEMUX	Output is inverted input
2	74155	Dual- 1:4 DEMUX	Complementary outputs available
3	74156	Dual- 1:4 DEMUX	Output is open collector
4	74138	1:8 DEMUX	Output is inverted input
5	74154	1:16 DEMUX	Output is same as input
6	74159	1:16 DEMUX	Output is open collector and same as input