LatticeMico32

From Wikipedia, the free encyclopedia

You have new messages (last change).
This article (or section) may need to be wikified to meet Wikipedia's quality standards.
Please help improve this article, especially its section layout, and relevant internal links. (help)
This article has been tagged since February 2007.

LatticeMico32 is a 32-bit microprocessor soft core from Lattice Semiconductor optimized for Field Programmable Gate Arrays (FPGAs).

LatticeMico32 is licensed under an open intellectual property (IP) core license. This means that the source code (written in the Verilog HDL) is freely available to developers at no cost. Additionally, the processor is not limited to only Lattice FPGAs, but can be easily ported to competitors devices or to ASIC processes.

Features:

  • RISC load/store architecture.
  • 32-bit data path.
  • 32-bit instructions.
  • 32 general purpose registers.
  • up to 32 external interrupts.
  • Configurable instruction set.
  • Optional caches.
  • Optional pipelined memories.
  • Dual WISHBONE memory interfaces.
  • Memory mapped I/O.
  • 6 stage pipeline.

Toolchain:

  • GCC - C/C++ compiler.
  • Binutils - Assembler, linker and binary utilities.
  • GDB - Debugger.
  • Eclipse - IDE.
  • Newlib - C library.
  • uCos - RTOS.

[edit] See also

[edit] External links

Retrieved from "http://en.wikipedia.org../../../l/a/t/LatticeMico32_4c58.html"