Interleaved memory

From Wikipedia, the free encyclopedia

You have new messages (last change).
This article or section does not adequately cite its references or sources.
Please help improve this article by adding citations to reliable sources. (help, get involved!)
Any unsourced material that has been or is likely to be challenged may be removed at any time.
This article has been tagged since March 2007.
This article (or section) may need to be wikified to meet Wikipedia's quality standards.
Please help improve this article, especially its section layout, and relevant internal links. (help)
This article has been tagged since March 2007.
This article is uncategorized.

Please help improve this article by adding it to one or more categories, so it may be associated with related articles (how?). Please remove this tag after categorizing, but not before.
This page has been tagged since March 2007.

Memory is divided into set of banks in interleaved memory. It is a technique for compensating the relatively slow speed of DRAM. CPU can access alternative sections immediately without waiting for memory to be cached.

An interleaved memory with "n" banks is said to be n-way interleaved. If there are "n" banks, memory location "i" would reside in bank number i mod n.

Multiple memory banks take turns supplying data.

Retrieved from "http://en.wikipedia.org../../../i/n/t/Interleaved_memory.html"