C to HDL

From Wikipedia, the free encyclopedia

This page is to describe tools and methods that convert C or C like languages into hardware description languages like VHDL or Verilog. Typically this is a method of creating designs for Field-programmable_gate_array.

Contents

[edit] Discussion

There didn't seem to much link information on the various C to HDL tools and flows.

[edit] History

Early development on C to HDL was done by Ian Page and colleagues at oxford University in the 90s. They comercialized their research by forming Celoxica in 1999. There are other tools and flow that aim to achieve the same but with flow rather than C based design, these are discussed in the Flow_to_HDL page.

[edit] Applications

Application currently are mainly the sort of applications that currently take too long with existing supercomputer architectures. These may include Bioinfomatics, CFD, Financial processing, Oil and Gas survey data analysis. Embedded applications that require high performance or real-time data processing is also an area of use. Also System-on-a-chip design can be done using this flow.

[edit] Examples

[edit] External links

  • [1] a good article on Dr Dobbs Journal about ImpulseC.
  • [2] an overview of flows by Daresbury Labs.
  • [3] an Overview of Hardware Compilation and the Handel-C language.
  • [4] Xilinx's ESL initiative, some products listed and C to VHDL tools.