Intel 8259

From Wikipedia, the free encyclopedia

You have new messages (last change).

The Intel 8259 is a family of Programmable Interrupt Controllers (PICs) designed and developed for use with the Intel 8085 and Intel 8086 8-bit and 16-bit microprocessors. The family originally consisted of the 8259, 8259A, and 8259B PICs, though a number of manufactures make a wide range of compatible chips today. The 8259 acts as a multiplexer, combining multiple interrupt input sources into a single interrupt output to interrupt a single device.

Contents

[edit] History

Little seems to be known about the differences between the chips in this family. It is believed that the NEC Corporation created the 8259A, and the 8259B may be nothing more than a mnemonic for the second 8259A introduced in the PC/AT.

The 8259 was included in the original PC introduced in 1980 and maintained by the PC/XT when introduced in 1983. A second 8259 was added with the introduction of the PC/AT. The 8259 has coexisted with the Intel APIC Architecture since its introduction in Symmetric Multi-Processor PCs. Modern PCs have since begun to completely phase out the use of the 8259 family in favor of the exclusive use of the Intel APIC Architecture.

The 8259, though originally a separate chip, is now part of the Southbridge chipset on modern x86 motherboards.

The main connectors on an 8259 are as follows: eight interrupt input request lines named IRQ0 through IRQ7, an interrupt request output line named INTR, interrupt acknowledgement line named INTA, D0 through D7 for communicating the interrupt level or vector offset. Other connectors include CAS0 through CAS2 for cascading between 8259s.

Up to eight slave 8259s may be cascaded to a master 8259 to provide up to 64 IRQs. 8259s are cascaded by connecting the INT line of one slave 8259 to the IRQ line of one master 8259.

There are three registers, an Interrupt Mask Register (IMR), an Interrupt Request Register (IRR), and an In-Service Register (ISR). The IRR maintains a mask of the current interrupts that are pending acknowledgement, the ISR maintains a mask of the interrupts that are pending an EOI, and the IMR maintains a mask of interrupts that should not be sent an acknowledgement.

End Of Interrupt (EOI) operations support specific EOI, non-specific EOI, and auto-EOI. A specific EOI specifies the IRQ level it is acknowledging in the ISR. A non-specific EOI resets the IRQ level in the ISR. Auto-EOI resets the IRQ level in the ISR immediately after the interrupt is acknowledged.

Edge and level interrupt trigger modes are supported.

Fixed priority and rotating priority modes are supported.

The 8259 may be configured to work with an 8085 or an 8086.

[edit] Programming Considerations

[edit] DOS and Windows

Programming an 8259 in conjunction with DOS and Microsoft Windows has introduced a number of confusing issues for the sake of backwards compatibility, which extends as far back as the original PC introduced in 1981.

The first issue is more or less the root of the second issue. DOS device drivers are expected to send a non-specific EOI to the 8259s when they finish servicing their device. This prevents the use of any of the 8259's other EOI modes in DOS, and excludes the differentiation between device interrupts rerouted from the master 8259 to the slave 8259.

The second issue deals with the use of IRQ2 and IRQ9 from the introduction of a slave 8259 in the PC/AT. The slave 8259's INT output is connected to the master's IR2. The IRQ2 line of the ISA bus, originally connected to this IR2, was rerouted to IR1 of the slave. Thus the old IRQ2 line now generates IRQ9 in the CPU. To allow backwards compatibility with DOS device drivers that still set up for IRQ2, a handler is installed by the BIOS for IRQ9 that redirects interrupts to the original IRQ2 handler.

[edit] Other Operating Systems

Since most other operating systems allow for changes in device driver expectations, other 8259 modes of operation, such as Auto-EOI, may be used. This is especially important for modern x86 hardware in which a significant amount of time may be spent on I/O address space delay when communicating with the 8259s. This also allows a number of other optimizations in synchronization, such as critical sections, in a multiprocessor x86 system with 8259s.

[edit] Edge/Level Triggered Mode

Since the ISA bus does not support level triggered interrupts, level trigger mode may not be used for interrupts connected to ISA devices. This means that on PC/XT, PC/AT, and MCA systems the 8259 must be programmed for edge triggered mode. On newer EISA, PCI, and later systems an Edge/Level Control Registers (ELCRs) controls the mode per IRQ line, effectively making the mode of the 8259 irrelevant for such systems with ISA buses. The ELCR is programmed by the BIOS at system startup for correct operation.

The ELCRs are located 0x4d0 and 0x4d1 in the x86 I/O address space. They are 8-bits wide, each bit corresponding to an IRQ from the 8259s. When a bit is set, the IRQ is in level triggered mode; otherwise, the IRQ is in edge triggered mode.

[edit] Spurious Interrupts

The 8259 generates spurious interrupts in response to a number of conditions.

The first is an IRQ line transitioning from low to high before it is acknowledged. This may occur due to noise on the IRQ lines. In edge triggered mode, the noise must maintain the line in the low state for 100nS. When the noise diminishes, a pull-up resistor returns the IRQ line to high, thus generating a false interrupt. In level triggered mode, the noise may cause a high signal level on the systems INTR line. If the system sends an acknowledgment request, the 8259 has nothing to resolve and thus sends an IRQ7 in response. This first case will generate spurious IRQ7's.

The second is the master 8259's IRQ2 is active high when the slave 8259's IRQ lines are inactive on the falling edge of an interrupt acknowledgement. This second case will generate spurious IRQ15's, but is very rare.

[edit] PC/XT and PC/AT

The PC/XT ISA system had one 8259 controller, while PC/AT and later systems had two 8259 controllers, master and slave. IRQ0 through IRQ7 are the master 8259's interrupt lines, while IRQ8 through IRQ15 are the slave 8259's interrupt lines. The actual names on the pins on an 8259 are IR0 through IR7. IRQ0 through IRQ15 are the names of the ISA bus's lines to which the 8259's are historically attached.

  • Master 8259
    • IRQ0 – Intel 8253 or Intel 8254 Programmable Interval Timer, aka the system timer
    • IRQ1 – keyboard
    • IRQ2 – not assigned in PC/XT; cascaded to slave 8259 INT line in PC/AT
    • IRQ3 – serial port COM2 and COM4
    • IRQ4 – serial port COM1 and COM3
    • IRQ5 – hard disk controller in PC/XT; LPT2 in PC/AT
    • IRQ6 – floppy disk controller
    • IRQ7 – LPT1
  • Slave 8259 (PC/AT and later only)
    • IRQ8 – real-time clock (RTC)
    • IRQ9 – no common assignment
    • IRQ10 – no common assignment
    • IRQ11 – no common assignment
    • IRQ12 – PS/2 mouse
    • IRQ13 – math coprocessor
    • IRQ14 – hard disk controller 1
    • IRQ15 – hard disk controller 2

Initially IRQ7 was a common choice for the use of a sound card, but later IRQ5 was used when it was found that IRQ7 would interfere with the printer port (LPT1). The serial ports are frequently disabled to free an IRQ line for another device.

IRQ2/9 is the traditional interrupt line for a MPU-401 MIDI port, but this conflicts with the ACPI SCI IRQ (hardwired to 9); this means ISA MPU-401 cards with a hardwired IRQ 2/9, and MPU-401 device drivers with a hardcoded IRQ 2/9, cannot be used in interrupt-driven mode on a system with ACPI enabled.

[edit] See also

[edit] External links

[edit] References

Retrieved from "http://en.wikipedia.org../../../i/n/t/Intel_8259.html"